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Abstract.- In 2008, Salahuddin and Datta [1] proposed that a ferroelectric material 
operating in the negative capacitance region could act as a step-up converter of 
the surface potential in a MOS structure, opening a new route for the realization 
of transistors with steeper subthreshold characteristics (S<60 mV/decade). In this 
letter, a comprehensive physics-based surface potential and drain current model 
for the negative capacitance field-effect transistor is reported. The model is 
aimed to evaluate the potentiality of such transistors for low-power switching 
applications. Moreover it provides a model core for memories devices relying on 
the hysteretic behavior of the ferroelectric gate insulator.   
 
 
 
 
 
 
Introduction 
  
One of the most severe problems pointed out in the International Technology Roadmap 
for Semiconductors [2] is the increasing power dissipation density at the chip level 
caused by the relentless scaling down of transistors. This problem is often referred to 
as the power crisis in the microelectronics industry and its root can be traced back to 
the difficulty in increasing the transistor subthreshold slope, which, because of 
thermodynamic considerations, exhibits an apparent limit of S=60 mV/decade at room 
temperature, where S is an inverse slope. This apparent limitation has been termed as 
the Boltzmann limit. It has been recently suggested [1] that a metal-ferroelectric-
semiconductor (MFS) gate stack could provide a new mechanism to step-up the 
semiconductor surface potential (s) above the gate voltage. The underlying idea 
consists in exploiting the negative capacitance region of the ferroelectric material (Fig. 
1a; red dashed line), defined as Cf=dQ/dVf, where Q and Vf refers to the charge density 
per unit area and the voltage drop in the ferroelectric, respectively. Provided the MFS 
gate stack could be operated in the region where Cf<0, the surface potential s, arising 
from the capacitance divider formed by Cf and the semiconductor capacitance, could 
be up-converted. This phenomenon could be used to enhance the electrostatic control 
of the gate over the channel of a field-effect transistor (FET), thus opening a route 
towards steeper subthreshold transistors exhibiting S<60 mV/decade. The negative 
capacitance FET proof of concept has not been demonstrated yet, and many open 
issues remain to be solved. At the time being, the main challenge is to identify a 
suitable MFS gate stack able to operate in the negative capacitance region with the 
consequent step-up conversion of the surface potential. A promising way involves the 
use of organic ferroelectrics considered by Ionescu’s group [3]. In parallel with efforts to 
proof the concept, other developments have to be made in order to adequately model 
the surface potential up-conversion and how this effect impacts on the drain current. To 
fill this gap, an analytic physics-based surface potential and drain current model for the 
negative capacitance FET valid for all operation regions is proposed. For the sake of 
simplicity, a double-gate (DG) geometry was assumed, although the model can be 
easily extended to other geometries such as for instance, single-gate or surrounding-
gate geometries [4-6].  
 
Model 
 
Consider an undoped or lightly doped, negative capacitance FET with a symmetric DG 
geometry (Fig. 1b). According to the gradual channel approximation, Poisson’s 
equation takes the following form along a vertical cut perpendicular to the 
semiconductor film: 
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where q is the electron charge, ni the intrinsic carrier concentration, S the permittivity of 
the semiconductor, (x) the electrostatic potential, and V the electron quasi-Fermi 
potential. Notice that the right side of (1) only contains the free charge 
concentration.This simplification is valid for q/kT>>1, being the hole density negligible. 
Equation (1) must satisfy the following boundary conditions: 
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where ts is the semiconductor film thickness. Since the current mainly flows along the 
y-direction, we assume that V is constant along the x-direction invoking the gradual 
channel approximation; i.e., V=V(y). The analytical solution for the electrostatic 
potential in the semiconductor can be written as [7]: 
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where β is a constant, to be determined from the boundary condition  
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where Vg is the voltage applied to both gates and  the work-function difference 
between the gate electrode and the intrinsic semiconductor. Note that the left side of 
(4) corresponds to Vf. The right side is representative of the Q-Vf characteristic of a 
ferroelectric oxide given by the phenomenological Landau-Ginzburg-Devonshire 
theory, although a higher degree polynomial could be needed to properly describe the 
Q-Vf characteristic. The coefficients a0, b0, c0 are related to the Landau parameters a, 
b, c, of the ferroelectric material by the following relationships [8]: ܽ଴ ൌ 2ݐ௙ܽ, ܾ଴ ൌ 4ݐ௙ܾ, 
ܿ଴ ൌ 6ݐ௙ܿ, where tf is the ferroelectric film thickness. The coefficient a0  1/Cf represents 
the inverse of the ferroelectric capacitance at low Vf, and it is assumed to be a0 < 0 as 
the key feature for up-conversion. From Gauss’s law, the total mobile charge per unit 
gate area can be determined by Q=2s(d(ts/2)/dx), which equals (2s)(2kT/q)(2/ts)tan 
. Substituting Q() into (4)  leads to: 
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where Cs=s/ts is a structural capacitance. Importantly, (5) reduces to Taur’s expression 
for a DG-MOSFET after the identification a0=1/Cox, b0=c0=0, where Cox represents the 
oxide capacitance. For a given Vg,  can be solved from (5) as a function of V. Note 
that V varies from source to drain. The functional dependence of V(y) and (y) are 
determined by the current continuity equation, which requires the (drift-diffussion) 
current Ids=WQdV/dy=constant, independent of V or y. The parameter  is the 
effective mobility in the semiconductor and W the device width. Integrating Idsdy from 
the source to the drain and expressing dV/dy as (dV/d)(d/dy), the current can be 
written as 
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where s, d are solutions to (5) corresponding to the cases V=0 and V=Vds 
respectively. Note that dV/d can also be expressed as a function of  by differentiating 
(5). Substituting these factors in (6), integration can be performed analytically to yield: 
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As expected, (7) reduces to the current in a DG-MOSFET [9] after the identification 
a0=1/Cox, b0=c0=0. To compute the drain current we define the following two functions 
representing the RHS of (5) and (7): 
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The range of  is 0<<ߨ/2. For given Vg and Vds, s and d are calculated from the 
conditions f(s)=(q/2kT)(Vg-V0) and f(d)=(q/2kT)(Vg-V0-Vds), where 
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From (9), the drain current Idsg(s)-g(d) can be easily computed. Finding s and d 
can be geometrically interpreted as the intersection of f() with the load line f(s) and 
f(d), respectively. Fig. 2 illustrates this situation using SBT as the ferroelectric material, 
characterized by the Landau parameters: a=-1.3·108, b=1.3·1010, c=0 (SI units) [5]. 
Depending on the specific device geometry and ferroelectric material, f() could be 
monotonous over the whole range of , yielding a single-valued solution for both s and 
d, or, on the contrary, could exhibit a non-monotonous behavior, yielding a multi-
valued solution for s or both s and d. The non-monotonous case is representative of 
hysteretic behavior. Combination of device geometries and ferroelectric materials 
conducting to hysteresis should be avoided for conventional CMOS-like operation. 
Next, we examine the step-up conversion capability. Fig. 3 shows a plot of s versus Vg 
of the MFS structure for several tf values. As a general rule, high-tf values give rise to 
hysteretic behavior. Reducing tf, hysteresis disappears and gain (G) >> 1 can be 
reached, where G is defined as dQ/dVg (see Fig. 3: inset). For low tf values, the step-up 
conversion capability disappears. As a consequence, an important part of the device 
design is to properly tune tf. Remarkably, the signature of operation in the negative 
capacitance region is a single-valued and peaked Cg-Vg characteristic that could be 
easily determined using an impedance analyzer (Fig. 4). A sharp peak is indicative of a 
huge step-up conversion factor. For comparison, the Cg-Vg curve of the equivalent MIS 
structure is also shown. The step-up conversion capability can be used as a 
mechanism to obtain steeper subthreshold transistors. Fig. 5 shows a plot of the 
transfer characteristic at room temperature for a negative capacitance FET with ts=5 
nm, assuming a SBT ferroelectric oxide. The work-function difference has been tailored 
to =-0.14 eV to provide an OFF-state current IOFF  310-2 mA/µm, representative of a 
low stand-by power transistor for the present 2010 node [2]. The ferroelectric oxide 
thickness that maximizes G has been found to be tf=20 nm. Note that G>1 in the MFS 
structure automatically translates into S<60 mV/decade in the transistor transfer 
characteristic. This behavior is only observed in a limited range of Vg. For comparison 
purposes, the transfer characteristic of an equivalent positive capacitance FET with 
Cox=1/a0 is plotted. Remarkably, the step-up conversion property can be used in 
CMOS logic to reduce the Vdd bias voltage. For instance, if the ON-state current is fixed 
to ION  600 mA/µm, representative of the 2010 node, a reduction of Vdd  150 mV can 
be achieved. This property can also be used to increase the ION/IOFF figure-of-merit for a 
prescribed Vdd. In the finite range where step-up conversion occurs, ION for a negative 
capacitance FET is superior to the equivalent positive capacitance FET, as shown in 
Fig. 6, where the output characteristics are compared.  
 
In practice, MFS structures are very difficult to process, and an insulating buffer layer is 
needed between the ferroelectric and the semiconductor to properly match their lattice 
parameters, avoid interdifussion problems between both materials and rule out 
chemical reactions that degrade the properties of the ferroelectric oxide, the underlying 
semiconductor, or both, leading to electrically active defects at the 
semiconductor/interface [10]. The resulting MFIS structure can also be the building 
block of a negative capacitance FET, but an effective Cf value must be considered to 
take into account the additional capacitance introduced by the buffer layer in series 
with the ferroelectric oxide. Even, in the case that a MFS gate stack could be properly 
engineered, the presence of a non-switchable insulating dead layer in the ferroelectric 
[11] would convert the MFS gate stack into a MFIS gate stack in practice. The 
mentioned effect can be accounted for simply by using an effective a0,  a0 eff = a0 + 
(1/Cb), where Cb represents the buffer layer capacitance including the eventual 
presence of the dead layer The remaining parameters b0, c0 of the ferroelectric oxide 
keep their values unchanged.   
 
In conclusion, a physics-based analytical surface potential and drain current model for 
long-channel negative capacitance FETs is derived from the phenomenological 
Landau-Ginzburg-Devonshire ferroelectric theory, the Poisson’s equation, and the 
current continuity equation. A typical perovskite SBT ferroelectric has been considered 
to quantitatively illustrate the model outcomes, but much more can be achieved in 
terms of gain and corresponding Vg range using properly engineered ferroelectric 
materials [10,12]. The presented model has been most discussed for operation in the 
negative capacitance region of the ferroelectric looking for low-power switching 
applications, but the model formulation is more general and additionally describes the 
hysteretic behavior and is therefore useful as a surface potential and drain current 
model for non-volatile memories based on ferroelectric field-effect transistors (Fe-FET).   
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Figure 1. (a) Charge versus applied voltage in a ferroelectric oxide film. The solid line 
represents the typical hysteretic behaviour observed in experiments. The dotted line 
represents the negative capacitance region. (b) Cross-sectional view of a double-gate 
negative capacitance FET. 
 
 
 
Figure 2. Determination of s, s can be geometrically interpreted as the intersection of 
f() with the load line (q/2kT)(Vg-V0) and (q/2kT)(Vg-V0-Vds) respectively. The curve f() 
has been decomposed in the terms shown in (8) 
 
 
 
 
 
 
 Figure 3. Step-up conversion capability of the MFS structure as a function of the 
ferroelectric film thickness (blue line). Hysteretic behaviour arises for tf values greater 
than 20 nm. The dashed blue line indicates the unstable region. For comparison, the 
surface potential of the equivalent MIS structure is shown in red line. The inset shows 
the expected gain versus gate voltage. 
 
 
 
 
 
 
 
 
 
 
 
 Figure 4. The signature of operation in the negative capacitance region is a single-
valued and peaked Cg-Vg characteristic (blue line). For comparison, the gate 
capacitance of the equivalent MIS structure is shown in red line.  
 
 
 
Figure 5. Comparison between transfer characteristics of a negative capacitance (NC) 
FET (blue line) and the equivalent positive capacitance (PC) FET (red line) for a fixed 
OFF-state current. Room temperature is considered. The transfer characteristic of the 
negative capacitance FET shows a finite range of Vg where S<60 mV/decade is 
reached. This property can be used to reduce the bias voltage about 150 mV for a fixed 
ON-state current of 600 mA/µm. Inset: expanded view of the transfer characteristics. 
 
 
 
 
Figure 6. Comparison between the output characteristics of a negative capacitance 
(NC) FET and the equivalent positive capacitance (PC) FET at different gate voltages. 
Room temperature is considered. In the analyzed range of gate voltages, relevant for 
low-power switching applications, the negative capacitance FET exhibits a superior 
ON-state current. 
